Volume 9, Issue 2 (6-2017)                   IJICTR 2017, 9(2): 1-9 | Back to browse issues page

XML Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Vardi F, Khadem Zadeh A, Reshadi M. ARTEMIS: A Simulator Tool for Heterogeneous Network-on-Chip. IJICTR. 2017; 9 (2) :1-9
URL: http://ijict.itrc.ac.ir/article-1-36-en.html
1- Department of Computer Engineering Science and Research Branch Islamic Azad University (SRBIAU) Tehran, Iran
2- Iran Telecom Research Center (ITRC) Tehran, Iran
Abstract:   (2506 Views)
Complex homogeneous network-on-chip or heterogeneous network-on-chip increases the need of determining and developing simulation tools for designer to evaluate and comparison network performance. Towards this end, ARTEMIS tool, a matlab based simulator environment is developed. This simulator offers some collections of network configuration regarding to the topology graph, routing algorithm and switching strategy, including allocation scheme for a target application. Consequently, designers can choose the number and depth of virtual channels and the capacity of each link by applying an efficient allocation scheme, which is provided by this tool. Average latency and throughput are evaluation performance metrics that are measured with proposed simulator tool.
Full-Text [PDF 2713 kb]   (984 Downloads)    
Type of Study: Research | Subject: Information Technology

Add your comments about this article : Your username or Email:

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.